Regviz

Silicon Labs /BGM220SC22WGA /RFSENSE_S /SWCTRL

Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text

Interpret as SWCTRL

Share

Cut and paste this URL to share the unmodified register and value:

https://regviz.com/r/Silicon Labs/EFR32BG22C224F512GM32/RFSENSE_S/SWCTRL#0x0

31 2827 2423 2019 1615 1211 87 43 0 0 0 0 0 0 0 0 00 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0SWCTRL0 (ANACLKINV)ANACLKINV

Description

Enable Software Control of the FSM signals

Fields

SWCTRL

New BitField
ANACLKINV

Invert Analog clock

Links

()

Register Reference

https://github.com/cmsis-svd/cmsis-svd-data